[1]
J. Du, “A Critical Analysis on FPGA–CGRA Co-Design for Energy-Efficient Edge AI Systems”, HSET, vol. 160, pp. 771–776, Jan. 2026, doi: 10.54097/7mse0b90.